Hacker Newsnew | past | comments | ask | show | jobs | submitlogin

Because it's not free. Communication between cores in different CCXes (and memory access - there is a single memory controller per CCX) has slightly higher latency than within a single CCX (or a monolithic CPU, but here Intel's advantage decreases with core count due to a different interconnect).

Also because they didn't have to innovate - no competition since early Opterons.



Consider applying for YC's Fall 2026 batch! Applications are open till July 27.

Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: