The clock redriver uses a phase locked loop to generate a few identical clock signals for use by the DRAM chips on the module. This same tech is also used for clock multipliers and dividers throughout digital systems.
This anandtech article seems to be a decent summary of what it's doing, the JEDEC JESD82-531A.01 spec is also freely available (with registration) if you're feeling adventurous
